## Multi-Phase PWM Controller for CPU Core Power Supply

## General Description

The RT9248 is a multi-phase buck DC/DC controller integrated with all control functions for GHz CPU VRM. The RT9248 controls 2 or 3 buck switching stages operating in interleaved phase set automatically. The multi-phase architecture provides high output current while maintaining low power dissipation on power devices and low stress on input and output capacitors. The high equivalent operating frequency also reduces the component dimension and the output voltage ripple in load transient.

RT9248 controls both voltage and current loops to achieve good regulation, response \& power stage thermal balance. Precise current loop using $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ as sense component builds precise load line for strict VRM DC \& transient specification and also ensures thermal balance of different power stages. The settings of current sense, droop tuning, $V_{\text {CORE }}$ initial offset and over current protection are independent to compensation circuit of voltage loop. The feature greatly facilitates the flexibility of CPU power supply design and tuning.

The DAC output of RT9248 supports VRM9 \& VRD10 by VID125 multi-level input, precise initial value \& smooth $\mathrm{V}_{\text {Core }}$ transient at VID jump. The IC monitors the $\mathrm{V}_{\text {Core }}$ voltage for PGOOD and over-voltage protection. Soft-start, over-current protection and programmable under-voltage lockout are also provided to assure the safety of microprocessor and power system.

Ordering Information
RT9248


Package Type
C: TSSOP-28
Operating Temperature Range
P: Pb Free with Commercial Standard
G: Green (Halogen Free with Commercial Standard)
Note :
RichTek Pb-free and Green products are :
$\rightarrow$ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

Suitable for use in SnPb or Pb-free soldering processes. $>100 \%$ matte tin (Sn) plating.

## Features

- Multi-Phase Power Conversion with Automatic Phase Selection
- VRM9 \& VRD10 DAC Output with Active Droop Compensation for Fast Load Transient
- Smooth Vcore Transition at VID Jump
- Multi-Level VID125 Input for VRM9 \& VRD10 Selection
- Power Stage Thermal Balance by $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ Current Sense
- Hiccup Mode Over-Current Protection
- Programmable Switching Frequency (50kHz to 400kHz per Phase), Under-Voltage Lockout and Soft-Start
- High Ripple Frequency Times Channel Number
- RoHS Compliant and 100\% Lead (Pb)-Free


## Applications

- Intel ${ }^{\circledR}$ Processors Voltage Regulator: VRM9 and VRD10
- Low Output Voltage, High Current DC-DC Converters
- Voltage Regulator Modules


## Pin Configurations

(TOP VIEW)


TSSOP-28

Typical Application Circuit


## Functional Pin Description

VID4 (Pin 1), VID3 (Pin 2), VID2 (Pin 3), VID1 (Pin 4), VID0 (Pin 5) \& VID125 (Pin 6)

DAC voltage identification inputs. Tie VID125 to GND for VRM9 or to VCC for VRD10. These pins are internally pulled to 3.3 V if left open.

## SGND (Pin 7)

$V_{\text {Core }}$ differential sense negative input.

## FB (Pin 8)

Inverting input of the internal error amplifier.

## COMP (Pin 9)

Output of the error amplifier and input of the PWM comparator.

## PGOOD (Pin 10)

Power good open-drain output.

## DVD (Pin 11)

Programmable power UVLO detection or converter enable input.

## SS (Pin 12)

Connect this SS pin to GND with a capacitor to set the soft-start time interval.

## RT (Pin 13)

Switching frequency setting. Connect this pin to GND with a resistor to set the frequency.


## VOSS (Pin 14)

$V_{\text {CORE }}$ initial value offset. Connect this pin to GND with a resistor to set the offset value.

## IMAX (Pin 15)

Over-Current protection set.

## VSEN (Pin 16)

$V_{\text {CORE }}$ differential sense positive input.

## VDIF (Pin 17)

$\mathrm{V}_{\text {Core }}$ differential sense output.

## ADJ (Pin 18)

Current sense output for active droop adjust. Connect a resistor from this pin to GND to set the load droop.

## GND (Pin 19)

IC ground.

## ISN23 (Pin 20)

$R_{\mathrm{DS}(\mathrm{ON})}$ current sense inputs from converter $2^{\text {nd }} \& 3^{\text {rd }}$ phase channel sense components' GND node.

ISP1 (Pin 23), ISP2 (Pin 22), ISP3 (Pin 21)
$\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ current sense inputs for individual converter channels. Tie this pin to the component's sense node.

## ISN1 (Pin 24)

$\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ current sense inputs from converter $1^{\text {st }}$ channel sense component's GND node.

PWM1 (Pin 27), PWM2 (Pin 26), PWM3 (Pin 25)
PWM outputs for each driven channel. Connect these pins to the PWM input of the MOSFET driver. For systems which use 2 channels, connect PWM3 high.

## VCC (Pin 28)

IC power supply. Connect this pin to a 5 V supply.

## Function Block Diagram



Table 1. Output Voltage Program

| Pin Name |  |  |  |  | Nominal Output Voltage DACOUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VID4 | VID3 | VID2 | VID1 | VIDO | VID125 $=$ H | VID125 = L |
| 1 | 1 | 1 | 1 | 1 | No CPU | No CPU |
| 0 | 1 | 0 | 0 | 1 | 0.850V | 1.625 V |
| 0 | 1 | 0 | 0 | 0 | 0.875 V | 1.650 V |
| 0 | 0 | 1 | 1 | 1 | 0.900 V | 1.675 V |
| 0 | 0 | 1 | 1 | 0 | 0.925 V | 1.700 V |
| 0 | 0 | 1 | 0 | 1 | 0.950 V | 1.725 V |
| 0 | 0 | 1 | 0 | 0 | 0.975 V | 1.750 V |
| 0 | 0 | 0 | 1 | 1 | 1.000 V | 1.775 V |
| 0 | 0 | 0 | 1 | 0 | 1.025 V | 1.800 V |
| 0 | 0 | 0 | 0 | 1 | 1.050 V | 1.825 V |
| 0 | 0 | 0 | 0 | 0 | 1.075 V | 1.850 V |
| 1 | 1 | 1 | 1 | 0 | 1.100 V | 1.100 V |
| 1 | 1 | 1 | 0 | 1 | 1.125 V | 1.125 V |
| 1 | 1 | 1 | 0 | 0 | 1.150 V | 1.150 V |
| 1 | 1 | 0 | 1 | 1 | 1.175 V | 1.175 V |
| 1 | 1 | 0 | 1 | 0 | 1.200 V | 1.200 V |
| 1 | 1 | 0 | 0 | 1 | 1.225 V | 1.225 V |
| 1 | 1 | 0 | 0 | 0 | 1.250 V | 1.250 V |
| 1 | 0 | 1 | 1 | 1 | 1.275 V | 1.275 V |
| 1 | 0 | 1 | 1 | 0 | 1.300 V | 1.300 V |
| 1 | 0 | 1 | 0 | 1 | 1.325 V | 1.325 V |
| 1 | 0 | 1 | 0 | 0 | 1.350 V | 1.350 V |
| 1 | 0 | 0 | 1 | 1 | 1.375 V | 1.375 V |
| 1 | 0 | 0 | 1 | 0 | 1.400 V | 1.400 V |
| 1 | 0 | 0 | 0 | 1 | 1.425 V | 1.425 V |
| 1 | 0 | 0 | 0 | 0 | 1.450 V | 1.450 V |
| 0 | 1 | 1 | 1 | 1 | 1.475 V | 1.475 V |
| 0 | 1 | 1 | 1 | 0 | 1.500 V | 1.500 V |
| 0 | 1 | 1 | 0 | 1 | 1.525 V | 1.525 V |
| 0 | 1 | 1 | 0 | 0 | 1.550 V | 1.550 V |
| 0 | 1 | 0 | 1 | 1 | 1.575 V | 1.575 V |
| 0 | 1 | 0 | 1 | 0 | 1.600 V | 1.600 V |

Note:(1) 0: Connected to GND
(2) 1: Open
(3) For VID125, H: VCC, L: GND
Absolute Maximum Ratings (Note 1)

- Supply Voltage, Vcc ..... $7 V$
- Input, Output or I/O Voltage GND-0.3V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
- Package Thermal Resistance TSSOP-28, $\theta_{\mathrm{JA}}$ ..... $45^{\circ} \mathrm{C} / \mathrm{W}$
- Junction Temperature ..... $150^{\circ} \mathrm{C}$
- Lead Temperature (Soldering, 10 sec .) ..... $260^{\circ} \mathrm{C}$
- Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
- ESD Susceptibility (Note 2)
HBM (Human Body Mode) ..... 2kV
MM (Machine Mode) ..... 200V
Recommended Operating Conditions (Note 3)
- Supply Voltage, $\mathrm{V}_{\mathrm{cc}}$ ..... $5 \mathrm{~V} \pm 10 \%$
- Ambient Temperature Range ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
- Junction Temperature Range ..... $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$


## Electrical Characteristics

( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified)

| Parameter |  | Symbol | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ Supply Current |  |  |  |  |  |  |  |
| Nominal Supply Current |  | $\mathrm{I}_{\mathrm{cc}}$ | PWM 1,2,3 Open | -- | 12 | -- | mA |
| Power-On Reset |  |  |  |  |  |  |  |
| POR Threshold |  | $\mathrm{V}_{\text {CCRTH }}$ | $V_{\text {cc }}$ Rising | 4.0 | 4.2 | 4.5 | V |
| Hysteresis |  | $\mathrm{V}_{\text {CCHYS }}$ |  | 0.2 | 0.5 | -- | V |
| $\mathrm{V}_{\text {DVD }}$ Threshold | Trip (Low to High) | $V_{\text {DVDTP }}$ | Enable | 0.95 | 1.0 | 1.05 | V |
|  | Hysteresis | $V_{\text {DVDHYS }}$ |  | -- | 70 | -- | mV |
| Oscillator |  |  |  |  |  |  |  |
| Free Running Frequency |  | $\mathrm{f}_{\text {Osc }}$ | $\mathrm{R}_{\mathrm{RT}}=12 \mathrm{k} \Omega$ | 170 | 200 | 230 | kHz |
| Frequency Adjustable Range |  | fosc_ADJ |  | 50 | -- | 400 | kHz |
| Ramp Amplitude |  | $\Delta \mathrm{V}_{\text {Osc }}$ | $\mathrm{R}_{\mathrm{RT}}=12 \mathrm{k} \Omega$ | -- | 1.9 | -- | V |
| Ramp Valley |  | $\mathrm{V}_{\mathrm{RV}}$ |  | -- | 1.0 | -- | V |
| Maximum On-Time of Each Channel |  |  |  | 62 | 66 | 75 | \% |
| RT Pin Voltage |  | $\mathrm{V}_{\text {RT }}$ | $\mathrm{R}_{\mathrm{RT}}=12 \mathrm{k} \Omega$ | 0.55 | 0.60 | 0.65 | V |
| Reference and DAC |  |  |  |  |  |  |  |
| DACOUT Voltage Accuracy |  | $\Delta \mathrm{V}_{\text {DAC_10 }}$ | VRD10, $\mathrm{V}_{\text {DAC }} \geq 1 \mathrm{~V}$ | -1 | -- | +1 | \% |
|  |  | VRD10, $\mathrm{V}_{\mathrm{DAC}}<1 \mathrm{~V}$ | -10 | -- | +10 | mV |
| DACOUT Voltage Accuracy |  |  | $\Delta \mathrm{V}_{\text {DAC_9 }}$ | VRM9 | -1 | -- | +1 | \% |

To be continued

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC (VID0-VID4) Input Low | VILDAC_10 | VRD10 | -- | -- | 0.4 | V |
| DAC (VID0-VID4) Input High | VIHDAC_10 | VRD10 | 0.8 | -- | -- | V |
| DAC (VID0-VID4 ) Input Low | VILDAC_9 | VRM9 | -- | -- | 0.8 | V |
| DAC (VID0-VID4) Input High | VIHDAC_9 | VRM9 | 2.2 | -- | -- | V |
| VID125 Input for VRM9 | V VID125_9 |  | -- | -- | 0.4 | V |
| VID125 Input for VRD10 | VVID125_10 |  | 0.8 | -- | -- | V |
| DAC (VID0-VID125) Bias Current | IBIAS_DAC |  | 60 | 120 | 180 | $\mu \mathrm{A}$ |
| VOSS Pin Voltage | V Voss | $\mathrm{R}_{\text {voss }}=100 \mathrm{k} \Omega$ | 0.95 | 1.0 | 1.05 | V |
| Error Amplifier |  |  |  |  |  |  |
| DC Gain |  |  | -- | 85 | -- | dB |
| Gain-Bandwidth Product | GBW |  | -- | 10 | -- | MHz |
| Slew Rate | SR | COMP $=10 \mathrm{pF}$ | -- | 3 | -- | V/us |
| Differential Sense Amplifier |  |  |  |  |  |  |
| Input Impedance | ZIMP |  | -- | 16 | -- | $\mathrm{k} \Omega$ |
| Gain-Bandwidth Product | GBW |  | -- | 10 | -- | MHz |
| Slew Rate | SR |  | -- | 3 | -- | V/us |
| Current Sense GM Amplifier |  |  |  |  |  |  |
| ISP 1,2,3 Full Scale Source Current | IISPFSS |  | 60 | -- | -- | $\mu \mathrm{A}$ |
| ISP 1,2,3 Current for OCP | IISPOCP |  | 90 | -- | -- | $\mu \mathrm{A}$ |
| Protection |  |  |  |  |  |  |
| IMAX Voltage | VIMAX | $\mathrm{R}_{\text {IMAX }}=10 \mathrm{k}$ | 0.55 | 0.60 | 0.65 | V |
| SS Current | Iss | $\mathrm{V}_{\mathrm{SS}}=1 \mathrm{~V}$ | -- | 13 | -- | $\mu \mathrm{A}$ |
| Over-Voltage Trip (VSEN/DACOUT) | $\triangle \mathrm{OVT}$ |  | -- | 140 | -- | \% |
| Power Good |  |  |  |  |  |  |
| Lower Threshold (VSEN/DACOUT) | VPG- | VSEN Rising | -- | 92 | -- | \% |
| Output Low Voltage | $V_{\text {PGL }}$ | $\mathrm{I}_{\mathrm{PG}}=4 \mathrm{~mA}$ | -- | -- | 0.2 | V |

Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
Note 2. Devices are ESD sensitive. Handling precaution recommended
Note 3. The device is not guaranteed to function outside its operating conditions.

## Application Information

RT9248 is a multi-phase DC/DC controller that precisely regulates CPU core voltage and balances the current of different power channels. The converter consisting of RT9248 and its companion MOSFET driver provides high quality CPU power and all protection functions to meet the requirement of modern VRM.

## Voltage Control

RT9248 senses the CPU $\vee_{\text {CORE }}$ by an precise instrumental amplifier to minimize the voltage drop on PCB trace at heavy load. VSEN \& SGND are the differential inputs. VDIF is the output node of the differential voltage \& the input for PGOOD \& OVP sense. The internal high accuracy VID DAC allows selection of either VRM9 or VRD10 compliance via VID125 pin setting. Control loop consists of error amplifier, multi-phase pulse width modulator, driver and power components. Like conventional voltage mode PWM controller, the output voltage is locked at the $\mathrm{V}_{\text {REF }}$ of error amplifier and the error signal is used as the control signal $\mathrm{V}_{\mathrm{C}}$ of pulse width modulator. The PWM signals of different channels are generated by comparison of EA output and split-phase sawtooth wave. Power stage transforms $\mathrm{V}_{\text {IN }}$ to output by PWM signal on-time ratio.

## Current Balance

RT9248 senses the current of low side MOSFET in each synchronous rectifier when it is conducting for channel current balance and droop tuning. The differential sensing GM amplifier converts the voltage on the sense component (can be a sense resistor or the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the low side MOSFET) to current signal into internal balance circuit. The current balance circuit sums and averages the current signals then produces the balancing signals injected to pulse width modulator. If the current of some power channel is greater than average, the balancing signal reduces the output pulse width to keep the balance.

## Load Droop

The sensed power channel current signals regulate the reference of DAC to form a output voltage droop proportional to the load current. The droop or so-called "active voltage positioning" can reduce the output voltage ripple at load transient and the LC filter size.

## Fault Detection

The chip detects $\mathrm{V}_{\text {CORE }}$ for over voltage and power good detection. The "hiccup mode" operation of over-current protection is adopted to reduce the short circuit current. The inrush current at the start up is suppressed by the soft start circuit through clamping the pulse width and output voltage.

## Phase Setting and Converter Start Up

RT9248 interfaces with companion MOSFET drivers (like RT9600, RT9602 or RT9603 series) for correct converter initialization. The tri-state PWM output (high, low and high impedance) pins sense the interface voltage at IC POR period (both VCC and DVD trip). The channel is enabled if the pin voltage is 1.2 V less than VCC. Please tie the PWM output to VCC and the current sense pins to GND or left floating if the channel is unused. For 2-Channel application, connect PWM3 high.

## Current Sensing Setting

RT9248 senses the current of low side MOSFET in each synchronous rectifier when it is conducting for channel current balance and droop tuning. The differential sensing GM amplifier converts the voltage on the sense component (can be a sense resistor or the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the low side MOSFET) to current signal into internal circuit (see Figure 1). Be careful to choose GND sense input ISN23 of GM amplifier of channel 2 \& 3 (tied together by internal wiring) for effective channel current balance.


Figure 1. Current Sense Circuit

The sensing circuit gets $\mathrm{Ix}=\frac{\mathrm{IL} \times \mathrm{Rs}}{\mathrm{Rsp}}$ by local feedback. $R_{S P}=R_{\text {SN }}$ for channel $1 \& R_{S P}=2 R_{S N}$ for channel $2 \& 3$ (at 3 phase operation) to cancel the voltage drop caused by GM amplifier input bias current. Ix is sampled and held just before low side MOSFET turns off (See Figure 2). Therefore,
$I_{X(S H)}=\frac{I_{L(S H)} \times R_{s}}{R_{s P}}, I_{L(S H)}=I_{L(A V G)}-\frac{V_{o}}{L} \times \frac{T_{\text {off }}}{2}$,
$T_{\text {off }}=\left[\frac{\mathrm{V}_{\text {IN }}-\mathrm{V}_{0}}{\mathrm{~V}_{\text {IN }}}\right] \times 5$ uS for fosc $=200 \mathrm{kHz}$
$I_{\times(S H)}=\left[I_{L(A V G)}-\frac{V_{o}-\left[\frac{V_{\mathbb{N}}-V_{o}}{V_{\mathbb{N}}}\right] \times 5 u S}{2 L}\right] \times \frac{R_{s}}{R_{s P}}$


PWM Signal \& High Side MOSFET Gate Signal


Figure 2. Inductor Current and PWM Signal

## DAC Offset Voltage \& Droop Tuning

The DAC offset voltage is set by compensation network \& VOSS pin external resistors by $\left(\frac{1 \mathrm{~V}}{\mathrm{Rvoss}}\right) \times \frac{\mathrm{R}_{\mathrm{f} 1}}{4}$ The S/H current signals from power channels are injected to ADJ pin to create droop voltage. VADJ $=$ RADJ $\times \sum 21 x$ The DAC output voltage decreases by $\mathrm{V}_{\text {ADJ }}$ to form the Vcore load droop (see Figure 3).


Figure 3. DAC Offset Voltage \& Droop Tune Circuit

## Protection and SS Function

For OVP, the RT9248 detects the $\mathrm{V}_{\text {CORE }}$ by $\mathrm{V}_{\text {DIF }}$ pin voltage of the differential amplifier output. Eliminate the delay due to compensation network (compared to sensing FB voltage) for fast and accurate detection. The trip point of OVP is $140 \%$ of normal output level. The PWM outputs are pulled low to turn on the low side MOSFET and turn off the high side MOSFET of the synchronous rectifier at OVP. The OVP latch can only be reset by VCC or DVD restart power on reset sequence. The PGOOD detection trip point of $V_{\text {Core }}$ is $92 \%$ lower than the normal level. The PGOOD open drain output pulls low when $\mathrm{V}_{\text {CORE }}$ is lower than the trip point. For VID jumping issue, only power fail conditions (VCC \& DVD are lower than trip point or OVP) reset the output low.

Soft-start circuit generates a ramp voltage by charging external capacitor with $13 \mu \mathrm{~A}$ current after IC POR acts. The PWM pulse width and $\mathrm{V}_{\text {CORE }}$ are clamped by the rising ramp to reduce the inrush current and protect the power devices.

Over-current protection trip point is set by the resistor RIMAX connected to IMAX pin. OCP is triggered if one channel $\mathrm{S} / \mathrm{H}$ current signal $\mathrm{I}_{\mathrm{X}}>\left(\frac{0.6 \mathrm{~V}}{\mathrm{Rimax}^{2}}\right) \times$ 1.4. Controller forces PWM output latched at high impedance to turn off both high and low side MOSFETs in the power stage and initial the hiccup mode protection. The SS pin voltage is pulled low with a $13 \mu \mathrm{~A}$ current after it is less than $90 \%$ VCC. The converter restarts after SS pin voltage $<0.2 \mathrm{~V}$. Three times of OCP disable the converter and only release the latch by POR acts (see Figure 4).


Figure 4.

## 3-Phase Converter and Components Function Grouping



## Design Procedure Suggestion

## Voltage Loop Setting

a. Output filter pole and zero (Inductor, output capacitor value \& ESR).
b. Error amplifier compensation \& sawtooth wave amplitude (compensation network).
c. Kelvin sense for $V_{\text {CORE }}$.

## Current Loop Setting

a. GM amplifier S/H current (current sense component $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$, ISPx \& ISNx pin external resistor value, keep ISPx current $<60 \mu \mathrm{~A}$ at full load condition for better load line linearity).
b. Over-current protection trip point (IMAX pin resistor, keep ISPx current < $90 \mu \mathrm{~A}$ at OCP condition for precision issue).

## VRM Load Line Setting

a. Droop amplitude (ADJ pin resistor).
b. No load offset (additional resistor in compensation network).
c. DAC offset voltage setting (VOSS pin \& compensation network resistor).

## Power Sequence \& SS

DVD pin external resistor and SS pin capacitor.

## PCB Layout

a. Kelvin sense for current sense GM amplifier input.
b. Refer to layout guide for other item.

## Design Example

## Given:

Apply for three phase converter
$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$
$\mathrm{V}_{\text {CORE }}=1.5 \mathrm{~V}$
$I_{\text {LOAD }}(\max )=60 \mathrm{~A}$
$\mathrm{V}_{\text {DROOP }}=120 \mathrm{mV}$ at full load
OCP trip point set at 30A for each channel (S/H)
$R_{D S(O N)}=6 \mathrm{~m} \Omega$ of low side MOSFET at $27^{\circ} \mathrm{C}$
$\mathrm{L}=2 \mu \mathrm{H}$
Cout $=9,000 \mu \mathrm{~F}$ with $2 \mathrm{~m} \Omega$ ESR.

## 1. Compensation Setting

a. Modulator Gain, Pole and Zero:

From the following formula:
Modulator Gain $=\frac{\mathrm{V}_{\text {IN }}}{\mathrm{V}_{\text {RAMP }}}=\frac{12 \mathrm{~V}}{1.9 \mathrm{~V} \times \frac{3}{2}}=4.2(12.46 \mathrm{~dB})$ where $\mathrm{V}_{\text {RAMP }}$ : ramp amplitude of sawtooth wave
LC Filter Pole $=\frac{1}{2 \pi \times \sqrt{\mathrm{LC}}}=1.2 \mathrm{kHz}$ and
ESR Zero $=\frac{1}{2 \pi \times E S R \times \text { CouT }}=8.8 \mathrm{kHz}$
b. EA Compensation Network:

Select R1 $=2.4 \mathrm{k} \Omega, \mathrm{R} 2=24 \mathrm{k} \Omega, \mathrm{C} 1=6.6 \mathrm{nF}$, $\mathrm{C} 2=33 \mathrm{pF}$ and use the type 2 compensation scheme shown in Figure 5.


DACOUTI (left NC in type 2)

Figure 5.
From the following formulas:
$\mathrm{F}_{z}=\frac{1}{2 \pi \times \mathrm{R}_{2} \times C_{1}}, \mathrm{~F}_{\mathrm{p}}=\frac{1}{2 \pi \times \mathrm{R}_{2} \times\left(\frac{C_{1} \times C_{2}}{C_{1}+C_{2}}\right)}$
Middle Band Gain $=\frac{\mathrm{R}_{2}}{\mathrm{R}_{1}}$
By calculation, the $F_{Z}=1 \mathrm{kHz}, F_{P}=200 \mathrm{kHz}$ and
Middle Band Gain is 10 (i.e 20dB).
The asymptotic bode plot of EA compensation and PWM loop gain is shown as Figure 6.


Figure 6.

## 2. Droop \& DAC Offset Setting

For each channel the load current is 60A $/ 3=20 \mathrm{~A}$ and the ripple current, $\Delta I_{\mathrm{L}}$, is given as:

$$
5 \text { us } \times \frac{1.5 \mathrm{~V}}{2 u \mathrm{H}} \times\left(1-\frac{1.5 \mathrm{~V}}{12 \mathrm{~V}}\right)=3.28 \mathrm{~A}
$$

The load current, $\mathrm{I}_{\mathrm{L}}$, at $\mathrm{S} / \mathrm{H}$ is $20 \mathrm{~A}-\frac{\Delta \mathrm{IL}}{2}=18.36 \mathrm{~A}$. Using the following formula to select the appropriate $\mathrm{I}_{\mathrm{X}(\text { MAX })}$ for the $\mathrm{S} / \mathrm{H}$ of GM amplifier:

$$
\mathrm{I}_{\mathrm{X}(\mathrm{MAX})}=\frac{\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \times 18.36 \mathrm{~A}}{\mathrm{R}_{\mathrm{sP}}}
$$

The suggested $I_{x}$ is in the order of 40 to $50 \mu \mathrm{~A}$, select $R_{S P}=R_{S N}=2.4 \mathrm{k} \Omega$, then $I_{X(M A X)}$ will be $45.9 \mu \mathrm{~A}$.
$V_{\text {DROOP }}=120 \mathrm{mV}=45.9 \mu \mathrm{~A} \times 2 \times 3$ (phase no.) $\times$ $R_{A D J}$, therefore $R_{A D J}$ will be $435 \Omega$.
The $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of MOSFET varies with temperature rise. When the low side MOSFET working at $70^{\circ} \mathrm{C}$ and $5000 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficient of $R_{\mathrm{DS}}(\mathrm{ON})$, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ at $70^{\circ} \mathrm{C}$ is given as:
$6 \mathrm{~m} \Omega \times\left\{1+\left(70^{\circ} \mathrm{C}-27^{\circ} \mathrm{C}\right) \times 5000 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right\}=7.3 \mathrm{~m} \Omega$.
$\mathrm{R}_{\text {ADJ }}$ at $70^{\circ} \mathrm{C}$ is given as:
$R_{A D J \_27^{\circ} \mathrm{C}} \times\left(\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \_27^{\circ} \mathrm{C}} / \mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \_70^{\circ} \mathrm{C}}\right)=358 \Omega$

## 3. Over-Current Protection Setting

OCP trip point set at 30A for each channel,

Take the temperature rise into account, the $\mathrm{R}_{\text {IMAX }}$ at $70^{\circ} \mathrm{C}$ will be:
$\mathrm{R}_{\mathrm{IMAX} \_27^{\circ} \mathrm{C}} \times\left(\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \_27^{\circ} \mathrm{C}} / \mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \_70^{\circ} \mathrm{C}}\right)=9.2 \mathrm{k} \Omega$

## 4. Soft-Start Capacitor Selection

$C_{S S}=0.1 \mu \mathrm{~F}$ is the suitable value for most application.

## Layout Guide

Place the high-power switching components first, and separate them from sensitive nodes.

1. Most critical path: the current sense circuit is the most sensitive part of the converter. The current sense resistors tied to ISP1,2,3 and ISN1,ISN23 should be located not more than 0.5 inch from the IC and away from the noise switching nodes. The PCB trace of sense nodes should be parallel and as short as possible. Kelvin connection of the sense component (additional sense resistor or MOSFET R $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ ) ensures the accurate stable current sensing.

## Keep well Kelvin sense to ensure the stable operation!

2. Switching ripple current path:
a. Input capacitor to high side MOSFET.
b. Low side MOSFET to output capacitor.
c. The return path of input and output capacitor.
d. Separate the power and signal GND.
e. The switching nodes (the connection node of high/low side MOSFET and inductor) is the most noisy points.

Keep them away from sensitive small-signal node.
f. Reduce parasitic R, L by minimum length, enough copper thickness and avoiding of via.
3. MOSFET driver should be closed to MOSFET.
4. The compensation, bypass and other function setting components should be near the IC and away from the noisy power path.


Figure 7. Power Stage Ripple Current Path


Figure 8. Layout Consideration

## Outline Dimension


b

| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 0.850 | 1.200 | 0.033 | 0.047 |
| A1 | 0.050 | 0.152 | 0.002 | 0.006 |
| A2 | 0.800 | 1.050 | 0.031 | 0.041 |
| b | 0.178 | 0.305 | 0.007 | 0.012 |
| D | 9.601 | 9.804 | 0.378 | 0.386 |
| e | 0.650 |  |  |  |
| E | 6.300 | 6.500 | 0.248 | 0.256 |
| E1 | 4.293 | 4.496 | 0.169 | 0.177 |
| L | 0.450 | 0.762 | 0.018 | 0.030 |

28-Lead TSSOP Plastic Package

## Richtek Technology Corporation

Headquarter
5F, No. 20, Taiyuen Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789 Fax: (8863)5526611

## Richtek Technology Corporation

Taipei Office (Marketing)
8F, No. 137, Lane 235, Paochiao Road, Hsintien City
Taipei County, Taiwan, R.O.C.
Tel: (8862)89191466 Fax: (8862)89191465
Email: marketing@richtek.com

